Log inSign up free
  • Home
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Builder
    • Templates
  • More tools
    • Profile
    • Hiring
  • Settings
All jobs
CACadence logo

Cadence

HYDERABAD 04, India

lead Design Engineer.

SENIOR LEVELENGINEERING
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Circuit Pathfinding Engineer The Technology Pathfinding team within the Silicon Solutions Group ensures that our analog mixed-signal (AMS) IP products take maximum advantage of process technology offerings and roadmap from foundries. To do this, we have expertise in technology analysis, design technology co-optimization (DTCO), circuit design and optimization. AI and HPC products demand increasing compute power, higher memory bandwidth and faster chip to chip communication. We work with foundries and our IP design teams to chart the path that gets us there. Join us if you enjoy working with cutting-edge technology nodes (2nm and lower), designing high-speed analog circuits, and hunting down optimizations that improve performance, power and area (PPA). Role: Circuit design of key AMS circuits to benchmark and optimize PPA in an early stage/experimental technology setting Analyze complex PPA trade-offs related to timing, power, area and reliability Evaluate advanced process development kits (PDKs) from a design and competitiveness viewpoint Conduct DTCO on technology features and foundation IP to maximize PPA Requirements: Bachelors degree in Science/Engineering with 2-5 years of industry experience OR Masters degree in Science/Engineering with 1-4 years of industry experience Industry experience in analog circuit design and layout, preferably on advanced technology nodes Academic coursework on analog design from a reputed university covering CMOS/GAA fundamentals, device-technology interaction such as layout dependent effects and factors affecting circuit PPA Familiarity with industry tools for analog and custom design such as simulation tools (Spectre, Hspice), custom design (Virtuoso, Custom Compiler), and reliability (Voltus, Redhawk) Programming skills in a scripting language like Python, TCL, Perl, etc. Experience in using and building AI agentic flows is a plus. We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected]. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Pay
Not stated
Where
HYDERABAD 04, India
Work
Not stated
Type
Not stated
Posted
11 Nov, 2026
Apply on the original postingSign in to apply

Unverified board

more at Cadence.

9 Nov, 2026

Cadence

Software Architect

CACadence logo
  • Senior level
  • Engineering

HSINCHU 05, Taiwan

Salary not listed

Details
9 Nov, 2026

Cadence

Sr HR Representative

CACadence logo
  • Senior level
  • People & Ops

BRACKNELL 03, United Kingdom

Salary not listed

Details
9 Nov, 2026

Cadence

Senior Digital Verification Engineer

CACadence logo
  • Senior level
  • Engineering

CESSON SEVIGNE 01, France

Salary not listed

Details

similar roles.

11 Nov, 2026

Bristolmyerssquibb

Manager, Analytical Engineer

BRBristolmyerssquibb logo
  • Engineering

EXMFG - Dublin, Ireland

Salary not listed

Details
11 Nov, 2026

Bristolmyerssquibb

Senior Engineer - Full Stack Developer

BRBristolmyerssquibb logo
  • Senior level
  • Engineering

Hyderabad, India

Salary not listed

Details
9 Nov, 2026

Andercore

Trading Manager

ANAndercore logo
  • Full time
  • Engineering

Berlin

Full time

Details
8 Nov, 2026

QPharma

Master Thesis: Solubility and Diffusion Testing of High Potency APIs in Thermoplastic Polymers

QPQPharma logo
  • Contract
  • Engineering

Malmö +2

Contract

Details
8 Nov, 2026

QPharma

Investigation of Solid-State Properties and Internal Structural Changes

QPQPharma logo
  • Engineering

Malmö +2

Salary not listed

Details
11 Nov, 2026

Thorlabs

Mechanical Engineer I

THThorlabs logo
  • Full time
  • Junior level
  • Engineering

$84k–100k/yr

Lafayette +2

Details