Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
CACadence logo

Cadence

VALBONNE 02 (SOPHIA), France

Intern Mixed Signal IP.

INTERNSHIPINTERNENGINEERING
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. We are looking for an intern in Advanced Node Process Monitor Design Title: Intern Location: Sophia-Antipolis, France Duration: 6 months From: early Q1 2027 Internship Description Are you curious about advanced technology nodes in microelectronics and eager to gain hands-on experience using them to tackle real engineering challenges? Do you enjoy solving problems and finding smarter ways to work? If so, we'd love to hear from you. At Cadence, we believe great candidates come from a variety of backgrounds and experiences. You do not need to be an expert in microelectronics or transistor technologies to apply. We are looking for motivated and curious individuals who are eager to learn and excited about exploring how today’s technologies and transistors can be used to address real engineering challenges. As semiconductor technology scales to ever-shrinking, advanced nodes, transistor variability during production (process variation) presents a critical challenge for integrated circuit design. Because of these variations, two integrated circuits originating from different wafers can exhibit significantly different behaviour. Efficiently sensing process variations allows systems to be trimmed post-production, enabling an adaptive (rather than purely predictive) design approach, leading to tighter margins and superior performance at the system level. Embedded circuits capable of efficiently tracking process variations have therefore become increasingly critical in modern SoCs. In this internship, you will work with the Mixed-Signal IP R&D team to investigate available analog and digital circuit options to monitor process variations. After a thorough review of the state of the art, you will design and benchmark these circuits. Positioned at the intersection of circuit design and semiconductor physics, this project offers hands-on design experience in the mixed-signal domain, exposure to cutting-edge technology nodes, and the opportunity to directly contribute to the Cadence Mixed-Signal IP (MSIP) product roadmap. Internship Requirements Currently completing the final year of a master’s degree in electrical and/or electronic engineering. A genuine interest in circuit design and semiconductor technology. Some exposure to analog design EDA tools, such as Cadence Virtuoso, would be a plus. How to apply: please upload your resume onto www.cadence.com We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Pay
Not stated
Where
VALBONNE 02 (SOPHIA), France
Work
Not stated
Type
Internship
Posted
19 Oct, 2026
Apply on the original postingSign in to apply

Unverified board

more at Cadence.

22 Oct, 2026

Cadence

Lead Software Engineer

CACadence logo
  • Senior level
  • Engineering

BEIJING

Salary not listed

Details
22 Oct, 2026

Cadence

Principal Design Engineer

CACadence logo
  • Staff level
  • Engineering

BANGALORE

Salary not listed

Details
22 Oct, 2026

Cadence

ATE Test Engineering Architect

CACadence logo
  • Senior level
  • QA

SAN JOSE

Salary not listed

Details

similar roles.

16 Oct, 2026

Rba

ServiceNow Engineer

RBRba logo
  • Hybrid
  • Engineering

Head Office, Australia

Hybrid

Details
21 Oct, 2026

Rba

Lead Architect, Core Modernisation

RBRba logo
  • Full time
  • Senior level
  • Hybrid
  • Engineering

Business Resumption Site, Australia

Hybrid

Details
29 Sep, 2026

Rakuten

Senior AdTech Architect

RARakuten logo
  • Senior level
  • Engineering

Barcelona_Carrer Badajoz, Spain

Salary not listed

Details
6 Oct, 2026

Rakuten

Frontend Manager

RARakuten logo
  • Engineering

Barcelona_Carrer Badajoz, Spain

Salary not listed

Details
22 Oct, 2026

ALTEREA

Economiste de la construction - F/H

ALALTEREA logo
  • Full time
  • Engineering

Nantes, fr

Full time

Details
22 Oct, 2026

ALTEREA

Chef/fe de projets CVC - F/H

ALALTEREA logo
  • Full time
  • Engineering

Paris, fr

Full time

Details