All jobs
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position Overview Join a growing and dynamic IP team developing best-in-class digital and mixed-signal IP solutions. This role focuses on post-sales technical support for high-performance interface IP, working as part of a team supporting UCIe, PCIe, USB, DPHY, Ethernet, DDR, LPDDR, GDDR, and HBM PHYs. The Product Engineering Architect is a primary technical team leader and product owner, responsible for driving product engineering activities across the full lifecycle—from pre-sales engagement and pre-silicon integration to post-silicon bring-up and customer deployment. This role serves as a primary interface between customers and Cadence R&D, leading technical discussions, resolving complex issues, and ensuring successful product adoption. Additionally, this role will serve as the primary focal point of contact for internal and external teams engaging with the local product engineering team. The Architect will engage in both technical customer discussions and local team management and leadership as part of the worldwide product engineering organization. This position requires strong technical depth, customer-facing leadership, excellent communication skills, and the ability to drive execution across global, cross-functional teams.Team management and coordination of local team resources are also required, as is the ability to work collectively in the product engineering organization to maintain appropriate status and prioritization information pertaining to ongoing customer support activities. Key Responsibilities Act as the primary product engineering owner for high-speed interface IPs (PCIe, UCIE, Ethernet, USB, DDR, LPDDR, GDDR, HBM) at the customer level Lead customer engagements, drive technical discussions, design reviews, and deployment strategy Own and drive resolution of complex subsystem integration and implementation issues Lead SoC integration reviews covering PHY and controller subsystems Provide technical leadership for RTL, gate-level simulations, and timing closure strategies Define and drive improvements to integration methodologies, checklists, and customer collateral Lead post-silicon bring-up and debug activities, ensuring successful customer deployment Collaborate cross-functionally with R&D, validation, and applications teams to deliver product readiness Drive continuous improvement in customer experience, turnaround time, and engineering quality Mentor and lead all team members and provide technical guidance across projects as needed Work with global product engineering management to define, develop, and consistently execute best-in-class customer support procedures Leverage AI tools to improve debug efficiency, data analysis, and decision-making Position Requirements Strong experience with high-speed interface IP Deep understanding of RTL design, gate-level verification, and simulation methodologies Experience with synthesis, STA, and timing closure; backend knowledge is a plus Familiarity with DFT methodologies, test flows, and system validation approaches Skills & Qualifications [Required] Bachelor’s in electrical engineering, Computer Engineering, or related field with 15+ years, Master’s with 12+ years, or PhD with 10+ years of relevant experience Proven ability to solve complex technical problems and drive root cause to closure Experience leading cross-functional technical efforts across design, validation, and customer teams Strong communication skills with ability to influence customer and internal stakeholders Experience managing multiple priorities, escalations, and technical reviews Demonstrated ability to represent the organization in customer-facing technical roles Strong ownership mindset and ability to drive deliverables independently Demonstrated ability to communicate and coordinate well with direct reports in local team and supervising management within a larger organization [Preferred] Experience with memory and/or high-speed communication interfaces (DDR, LPDDR, PCIe, Ethernet, UCIe, USB) Understanding of analog/mixed-signal design practices Experience in customer-facing silicon debug and bring-up environments Familiarity with AI-assisted workflows and data-driven debug techniques We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.
Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class. 
DetailsDetails 
DetailsDetails 
DetailsDetails
Cadence
GYEONGGI-DO 03 (SEOUL)
Product Engineering Architect – High-Speed IP PHY.
SENIOR LEVELENGINEERING
more at Cadence.
similar roles.
22 Oct, 2026
Okgov
Engineer Apprentice (OSU)
- Intern
- Engineering
Payne County
Salary not listed
22 Oct, 2026
Okgov
Engineer Apprentice (OU)
- Intern
- Engineering
Cleveland County
Salary not listed
22 Oct, 2026
Optioncare
Senior Director of Operations - New Orleans & Mobile
- Leadership
- Engineering
Location not stated
Salary not listed
22 Oct, 2026
Optioncare
Infusion Suite RN - Mobile
- Engineering
Mobile, AL
Salary not listed
22 Oct, 2026
Parexel
Statistical Programmer I
- Engineering
Taiwan-Taipei
Salary not listed
22 Oct, 2026
Parexel
Senior Statistical Programmer
- Senior level
- Engineering
Taiwan-Taipei
Salary not listed