Log inSign up free
  • Home
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Builder
    • Templates
  • More tools
    • Profile
    • Hiring
  • Settings
All jobs
MAMarvell logo

Marvell

TW - Hsinchu, Taiwan

Sr. Director, Physical Design.

LEADERSHIPDATA & ML
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, automotive, and networking applications. What You Can Expect Define and own the long-term physical design strategy and roadmap, aligned with Marvell’s product and technology direction. Lead, grow, and scale the physical design organization, including hiring, performance management, succession planning, and career development for managers and senior engineers. Set the architecture for next-generation physical design methodologies and automation flows, and drive their adoption across programs. Provide executive-level technical oversight of RTL-to-GDSII implementation across multiple concurrent programs, resolving critical implementation and schedule risks. Partner with executive leadership in RTL, verification, architecture, and CAD to ensure cohesive, optimized design execution from specification to tape-out. Establish organizational standards for quality, sign-off rigor, and design reuse that improve predictability and PPA across the portfolio. Own EDA and technology partnerships, including vendor strategy, tool evaluation, and co-development engagements. Represent Marvell’s physical design function in strategic discussions with customers, foundry partners, and external stakeholders, and contribute to company-level technology planning. Manage departmental budget and resource allocation to maximize engineering output and capability investment. What We're Looking For About the Role Marvell is seeking a Senior Director to lead the Physical Design organization across multiple product lines and global sites. You will own the physical design strategy, define the methodologies that underpin our high-performance silicon, and build a team of leaders who deliver complex, high-volume chips on schedule. You will operate at the executive level, setting technical direction, shaping roadmaps, and representing Marvell’s physical design capabilities to internal leadership and external partners. Minimum Qualifications Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field. 15+ years of progressive experience in physical design and verification, including 5+ years leading multi-team or organization-level engineering groups. Proven track record of delivering multiple production tape-outs at advanced process nodes, from RTL to GDSII, with accountability for schedule, quality, and PPA outcomes. Deep expertise across the full implementation flow: synthesis, floorplanning, place and route, clock tree synthesis, timing closure, and signoff. Expert-level knowledge of static timing analysis and power/signal integrity signoff (e.g., PrimeTime, Tempus, Voltus, RedHawk), with the judgment to define signoff criteria. Demonstrated experience defining and scaling physical design methodologies, automation frameworks, and flows across large, distributed teams. Experience building, developing, and retaining high-performing engineering leaders; a record of growing talent into senior technical and management roles. Strong executive communication skills, with the ability to influence senior leadership, align cross-functional organizations, and present to external stakeholders. Preferred Qualifications Experience managing budgets, headcount planning, and vendor or EDA partnerships at the organizational level. Track record of driving EDA tool evaluation and adoption in partnership with internal CAD teams and external vendors. Experience with multi-site or global team leadership across time zones. Familiarity with scripting and flow development in Python, Perl, Tcl, and Makefile environments. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-SYU Join our talent community to hear about company news, job openings and events. Join our Talent Community! Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Recruitment fraud is a well-known way that third parties try to get personal information or to steal money from you. Please review Marvell’s guidance here to learn more on how you can protect yourself.
Pay
Not stated
Where
TW - Hsinchu, Taiwan
Work
Not stated
Type
Not stated
Posted
11 Nov, 2026
Apply on the original postingSign in to apply

Unverified board

more at Marvell.

10 Nov, 2026

Marvell

Firmware Engineering Intern

MAMarvell logo
  • Internship
  • Intern
  • Engineering

IT - Pavia, Italy

Internship

Details
10 Nov, 2026

Marvell

Materials and Reliability Engineering Intern

MAMarvell logo
  • Internship
  • Intern
  • Engineering

CH - Adliswil, Switzerland

Internship

Details
3 Nov, 2026

Marvell

Principal Analog/Mixed Signal CAD Engineer

MAMarvell logo
  • Staff level
  • Engineering

US-CA - Santa Clara, United States of America

Salary not listed

Details

similar roles.

11 Nov, 2026

Veolia Environnement SA

Ingeniero/a Eficiencia Energética

VEVeolia Environnement SA logo
  • Full time
  • Data & ML

Madrid, es

Full time

Details
11 Nov, 2026

Veolia Environnement SA

Stage - Explainable AI (xAI) for Industrial Applications: Literature Review and Implementation on Real Use Cases - H/F

VEVeolia Environnement SA logo
  • Full time
  • Data & ML

Aubervilliers, fr

Full time

Details
10 Nov, 2026

Boeing

Experienced Data Scientist

BOBoeing logo
  • Remote
  • Data & ML

$106k–162k/yr

USA - Dallas +2

Details
10 Nov, 2026

Boeing

Experienced Data Scientist

BOBoeing logo
  • Data & ML

$106k–151k/yr

USA - Hialeah +2

Details
11 Nov, 2026

Draftkings

Senior Trader (Shifts)

DRDraftkings logo
  • Senior level
  • Data & ML

London +2

Salary not listed

Details
9 Nov, 2026

Blackbaud

Benefits Analyst, Senior

BLBlackbaud logo
  • Senior level
  • Data & ML

Hyderabad - India (Skyview), India

Salary not listed

Details