Log inSign up free
  • Home
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Builder
    • Templates
  • More tools
    • Profile
    • Hiring
  • Settings
All jobs
MAMarvell logo

Marvell

SG - Singapore, Singapore

Senior / Staff Verification Engineer - RF/TIA (Analog Mixed Signal).

SENIOR LEVELENGINEERING
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact The Broadband Analog group designs physical layer ICs for high-speed fiber optic data communication, such as Transimpedance Amplifiers (TIAs), and drivers for Silicon Photonic (SiPho), discrete Electro-absorption Modulators (EAMs) and Mach-Zehnder Interferometer Modulators (MZMs). This group is the market leader in delivering TIAs and Drivers that support 10Gbps to 1.6Tbps systems. We address the bandwidth, capacity and power issues faced by cloud computing and mega data center networks. Our world class group leverages our core competencies in advanced circuit design to solve the world’s ever-increasing desire to transmit more data for less power with fewer errors. We are continually first to market in Data Center, Metro and Long-Haul applications. As a member of the design group, the candidate will be responsible for design and verification of FET and BiCMOS circuits for high-speed broadband ICs that serve these applications. What You Can Expect Own verification of major blocks or entire broadband ICs. Develop and implement mixed signal verification (DV) plans for broadband amplifiers based on design architecture and specifications. Create test cases to ensure full coverage of all chip level functionality. Design and develop verification testbenches using industry-standard verification languages and methodologies. Review and analyze verification results and provide feedback to design teams. Maintain detailed documentation of verification plans, test results, and design changes. Collaborate with design and layout teams to identify and resolve design issues. Work with various technologies and process nodes, including SiGe BiCMOS and CMOS. Benefits and Rewards Competitive Pay: Compensation package built on a competitive base salary, performance bonus, RSUs. Comprehensive Medical Coverage: Group hospital, surgical, major medical, outpatient and A&E coverage for you and your eligible dependents (spouse and children) living in Singapore. Wellness Support: A fully funded flexible benefit for prenatal care, dental, vision, vaccinations, and other health needs, claimable each calendar year and prorated from your start date. Leave and Paid Time-Off: Annual leave starting at 17 days and growing with your years of service, plus sick, maternity, paternity, parental, extended/childcare, bereavement, marriage, examination and family care leave. Share in Our Success: Join the Employee Stock Purchase Plan with a generous 2-year look back period, plus a recognition program to celebrate accomplishments and service awards every 5 years. Family & Mental Health: Coaching for family planning, childcare, eldercare and everyday family challenges, and no-cost Lyra therapy or coaching sessions per year to support the well-being of you and your family members. What We're Looking For BS EE/MSc (preferred) in the areas of high-performance analog/mixed-signal design and verification principles. 4 to 8 years of experience in an analog IC design or verification role. Strong understanding of analog and mixed-signal circuit design and verification principles. Solid experience with EDA CAD tools such as Cadence Virtuoso, Assembler, Spectre and AMS simulators. Understanding of fundamentals, including: Detailed transistor level design Control/Feedback loop stability analysis. AGC loop design High precision analog circuits (including linear regulators, current sensors, bandgaps, DAC, and ADC) RF/High-Speed broadband techniques Project experience using different technologies (SiGe BiCMOS is a plus). Good programming skills and can write efficient programs or scripts in Python, Verilog/Verilog-A is a plus. Excellent debugging, problem-solving and analytical skills Strong communication, presentation, and documentation skills. Ability to work effectively in a team environment. Eagerness to learn and adapt to new challenges. Excellent organization to track spec compliance and verification results for an entire chip. This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success. Additional Compensation and Benefit Elements With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-ST1 Join our talent community to hear about company news, job openings and events. Join our Talent Community! Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Recruitment fraud is a well-known way that third parties try to get personal information or to steal money from you. Please review Marvell’s guidance here to learn more on how you can protect yourself.
Pay
Not stated
Where
SG - Singapore, Singapore
Work
Not stated
Type
Not stated
Posted
4 Nov, 2026
Apply on the original postingSign in to apply

Unverified board

more at Marvell.

3 Nov, 2026

Marvell

Principal Analog/Mixed Signal CAD Engineer

MAMarvell logo
  • Staff level
  • Engineering

US-CA - Santa Clara, United States of America

Salary not listed

Details
4 Nov, 2026

Marvell

Senior Engineer, Analog Layout

MAMarvell logo
  • Senior level
  • Engineering

VN - Da Nang, Vietnam

Salary not listed

Details
4 Nov, 2026

Marvell

Engineering IP Program Manager, Principal

MAMarvell logo
  • Staff level
  • Product

IN - Bangalore, India

Salary not listed

Details

similar roles.

7 Nov, 2026

Applaudo Studios

Agile Facilitator

ASApplaudo Studios logo
  • Full time
  • Engineering

San Salvador, sv

Full time

Details
7 Nov, 2026

Applaudo Studios

Full Stack Developer (React & Node.js)

ASApplaudo Studios logo
  • Full time
  • Remote
  • Engineering

Lima, pe

Remote

Details
2 Jul, 2026

Generation UK & Ireland

Donor Engagement Gig (Gigs)

GUGeneration UK & Ireland logo
  • Part time
  • Remote
  • Engineering

Remote

Remote

Details
3 Nov, 2026

Fox

Maintenance Engineer

FOFox logo
  • Remote
  • Engineering

$16–37/hr

USA - WI - Milwaukee - 9001 N. Green Bay Road, United States of America

Details
3 Nov, 2026

Fox

Software Engineer II

FOFox logo
  • Middle level
  • Remote
  • Engineering

$92k–145k/yr

USA - CA - Los Angeles - 10201 W. Pico Blvd, United States of America

Details
5 Nov, 2026

Lvhn

Industrial Engineer

LVLvhn logo
  • Remote
  • Engineering

REMOTE IN PENNSYLVANIA, United States of America

Remote

Details