This is a hybrid role with four days per week at Cisco’s Yerevan office. Meet the Team The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact Develop and execute comprehensive testbenches to verify DFT architectures, ensuring thorough coverage across complex silicon design specifications. Collaborate cross-functionally with ASIC design and verification teams to integrate, simulate, and debug test logic throughout the implementation flow. Implement robust DFT methodologies across emerging silicon models, including scan chains, MBIST, and in-system test structures. Analyze and resolve verification bottlenecks using industry-standard debug tools to deliver clean test patterns and meet critical tapeout milestones. Your contributions will directly enhance silicon testability, debug efficiency, and product reliability across Cisco's next-generation networking hardware. Minimum qualifications Bachelor’s or Master’s Degree in Electrical Engineering, Computer Engineering, or a related technical field. 5+ years of professional experience in design verification, DFT verification, or ASIC design. Proven experience in test planning, testbench execution, and coverage closure based on complex design specifications. Hands-on proficiency in waveform debugging and simulation using tools such as Verdi or DVE. Strong scripting skills in Python, Tcl, or Perl for verification automation and test flow execution. Preferred qualifications Hands-on experience in testbench development using SystemVerilog and UVM. Solid knowledge of DFT structures including IEEE 1149.1 JTAG, scan compression, MBIST, and boundary scan. Exposure to advanced FinFET process nodes and post-silicon validation or ATE bring-up support. Proactive problem-solving skills with the ability to manage tasks independently and resolve verification blockers. Strong cross-functional communication skills and enthusiasm for onsite collaboration in a fast-paced engineering team. Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Cisconians power the future. We make impact as a team, innovating fast and fearlessly to create meaningful solutions on a large scale. The depth and breadth of our technology doesn't just benefit our customers – it also means limitless opportunities for us to experiment and learn. We understand the power each of our unique backgrounds bring when we work together. Because of that, we have a global network of thinkers, doers, experts, and curious creators who help one another do their life’s best work.

ASIC Engineer.

more at Cisco.

Senior Site Reliability Engineer (Hybrid)

Account Executive - Portfolio - Enterprise - Spain

ASIC Failure Analysis Engineer (Onsite)

similar roles.

Director | BFS Mobile - Emerald Hills

Advanced NDT Technician- PCN PAUT & PCN UT 3.1,3.2

Structural Design Review Engineer "Civil"

Offre de Stage : Ingénierie des électrodes pour les batteries résorbables à ions métalliques – “Electrode Engineering for Resorbable Metal-Ion Batteries “ -Stage de 4 à 6 mois

Internship in instrumentation of a flapping wing via flexible electronic gauge - 4 to 6 months

Ingeniero de lanzamientos Sr.