Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
CICisco logo

Cisco

ARM-YEREVAN, Armenia

ASIC Physical Design Engineer.

REMOTEENGINEERING
This is a hybrid role with four days per week at Cisco’s Yerevan office. Meet the Team The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world. Your Impact Lead macro-level RTL-to-GDSII physical implementation and signoff. Collaborate with Front-End teams to translate architecture into optimal physical design. Perform synthesis, floorplanning, placement, Clock Tree Synthesis, and routing. Optimize power, performance, and area while maintaining design correctness through formal verification. Execute static timing analysis, physical verification, formal checks, and signoff closure to ensure reliable, high-quality silicon. Analyze and resolve Electromigration and IR-drop issues to meet reliability and performance signoff targets. Minimum Qualifications Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field. 5+ years of hands-on experience in ASIC design and physical implementation. Proven track record in ASIC physical design and verification preferably in complex SoC or block-level projects. Deep knowledge of block-level synthesis, place-and-route (PnR), and timing closure. Experience with industry-standard PnR and signoff tools (e.g., Synopsys, Cadence). Preferred Qualifications Broad understanding of physical design methodologies, integration, and implementation flows. Experience in physical verification (LVS, DRC) and signoff processes. Familiarity with physical design EDA toolchains and end-to-end workflows. Advanced expertise in STA, timing closure, and constraint management. Proficiency in scripting (Tcl, Python, or Perl) for automation and productivity improvements. Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Cisconians power the future. We make impact as a team, innovating fast and fearlessly to create meaningful solutions on a large scale. The depth and breadth of our technology doesn't just benefit our customers – it also means limitless opportunities for us to experiment and learn. We understand the power each of our unique backgrounds bring when we work together. Because of that, we have a global network of thinkers, doers, experts, and curious creators who help one another do their life’s best work.
Pay
Not stated
Where
ARM-YEREVAN, Armenia
Work
Remote
Type
Not stated
Posted
13 Oct, 2026
Apply on the original postingSign in to apply

Unverified board

more at Cisco.

22 Oct, 2026

Cisco

Engineering Product Manager

CICisco logo
  • Product

Location not stated

Salary not listed

Details
22 Oct, 2026

Cisco

Software Engineer

CICisco logo
  • Engineering

Bangalore, India

Salary not listed

Details
22 Oct, 2026

Cisco

Software Engineer- Java |8 to 14yrs| Bangalore

CICisco logo
  • Engineering

Bangalore, India

Salary not listed

Details

similar roles.

22 Oct, 2026

ensemblehp

Senior Engineer, Telephony

ENensemblehp logo
  • Senior level
  • Remote
  • Engineering

Remote - Nationwide

Remote

Details
22 Oct, 2026

ensemblehp

Engineer, Software

ENensemblehp logo
  • Engineering

Location not stated

Salary not listed

Details
22 Oct, 2026

Legend Biotech US

CQV Manager

LBLegend Biotech US logo
  • Engineering

Raritan +2

Salary not listed

Details
10 Jul, 2026

Legend Biotech US

Associate Scientist, MSAT (Cell & Gene Therapy)

LBLegend Biotech US logo
  • Engineering

Somerset +2

Salary not listed

Details
22 Oct, 2026

draper

Digital Engineering Data Solutions Architect (MTS2)

DRdraper logo
  • Senior level
  • Engineering

Location not stated

Salary not listed

Details
22 Oct, 2026

draper

Quantum Physicist Engineer (from Experienced to Expert)

DRdraper logo
  • Senior level
  • Engineering

Cambridge, MA

Salary not listed

Details