Job Details: Job Description: In this position, you will be involving in the training, design and development of next generation SOC by using AI for wide range of Intel products. Your responsibilities will include one or some of the following but not limited to: Perform evaluation and development of new DFT test methodology to meet guaranteed specification and screen defects on silicon which meets Intel's product quality commitment Assist DFT Engineers in implementation of defined DFT architecture. Use CAD tool extensively to simulate logic behavior and circuit performance Understand VLSI Structural Design methodology and automate design flows Implement DFT designs within the confines of structural and physical parameters, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration. Developing AI capabilities for the above items that includes AI skills, agent and building agentic AI flow. Qualifications: You must possess the below minimum qualifications to be initially considered for this position: Currently pursuing Bachelor of Science degree in Electrical Engineering and/or Computer Engineering and/or Computer Science or a Masters of Science degree in Electrical Engineering and/or Computer Engineering and/or Computer Science Good communication skills and proficient in English Knowledge on Unix, VLSI Design, SOC/PC Architecture, System Verilog, DFT Methodologies is major plus Job Type: Student / Intern Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology. Benefits Internships Life at Intel Locations Recruitment Process

DFT Design Engineering Intern.

more at Intel.

Foundry Cloud Services Developer

Systems and Solutions Engineer

TD Media and Collaterals Development Engineer

similar roles.

Observability Engineer (f/m/d) @ A1 Competence Delivery Center

IT Triage Engineer

IT Project Engineer

CDI – Ingénieur-e calcul de structure et justification mécanique de moteur fusée (H/F)

CDI - Ingénieure Guidage Lanceurs et Véhicules de rentrée

E&I Engineer