Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
CACadence logo

Cadence

NOIDA 05, India

Lead Software Engineer.

SENIOR LEVELENGINEERING
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial and healthcare. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day. Job Summary In this role, you will independently own the design, development, validation, and delivery of Formal Verification IPs, including Verilog design models and SystemVerilog Assertions for industry-standard protocols. Job Responsibilities: This role involves the design, development, and delivery of Assertion-Based Verification IPs for industry-standard protocols, with ownership of technical execution and quality. Analyze protocol specifications and translate requirements into robust formal verification plans, design models, SystemVerilog Assertions, assumptions, and coverage. Own the end-to-end development and maintenance of Assertion-Based Verification IPs, including architecture, implementation, validation, regression, release readiness, and documentation. Develop synthesizable RTL and verification components using strong RTL design, synthesis, and SystemVerilog concepts. Apply formal verification methodologies to prove complex protocol and design properties, identify convergence challenges, and implement effective abstractions and constraints. Create verification plans, define measurable coverage goals, review results, and drive closure of functional and formal coverage gaps. Debug complex design and verification failures using EDA tools, perform root-cause analysis, and deliver high-quality, scalable solutions. Build and enhance automation, regression, and productivity flows using scripting languages such as Python and Tcl. Provide technical guidance through design and code reviews, mentor junior engineers, and contribute to verification methodology and process improvements. Collaborate with Application Engineering teams and geographically distributed teams to resolve technical issues and meet delivery commitments. Communicate technical risks, dependencies, progress, and recommendations clearly to stakeholders, and support customer-facing technical discussions when required. undefined Qualifications BE/BTech/ME/MS/MTech in Electrical/Electronics Experience and Technical Skills Required 5+ years of experience in RTL design/Verification in case of BE/BTECH or Masters Degree with 3+ years of experience. Verilog/SystemVerilog and SVARTL design or verificationFormal verification concepts and tools would be plus point. Verification planning and coveragePython/Tcl scriptingAt least one protocol such as AXI, CHI, PCIe, or CXLWorking knowledge of AI/ML concepts and experience using AI-assisted tools to improve verification, debugging, automation, or engineering productivity. Behavioral skills requiredMust possess strong written, verbal and presentation skills.Ability to establish a close working relationship with both customer peers and management.Explore what’s possible to get the job done, including creative use of unconventional solutions.Demonstrate strong ownership, sound technical judgment, and the ability to drive complex assignments independently from planning through delivery.undefined We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. 
Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Pay
Not stated
Where
NOIDA 05, India
Work
Not stated
Type
Not stated
Posted
16 Oct, 2026
Apply on the original postingSign in to apply

Unverified board

more at Cadence.

22 Oct, 2026

Cadence

Lead Software Engineer

CACadence logo
  • Senior level
  • Engineering

BEIJING

Salary not listed

Details
22 Oct, 2026

Cadence

Principal Design Engineer

CACadence logo
  • Staff level
  • Engineering

BANGALORE

Salary not listed

Details
22 Oct, 2026

Cadence

ATE Test Engineering Architect

CACadence logo
  • Senior level
  • QA

SAN JOSE

Salary not listed

Details

similar roles.

21 Jan, 2026

seic

Senior Product Support Engineer

SEseic logo
  • Senior level
  • Engineering

IND-Hyderabad-GCC, India

Salary not listed

Details
19 May, 2026

seic

Technical Lead II

SEseic logo
  • Senior level
  • Engineering

IND-Hyderabad-GCC, India

Salary not listed

Details
22 Oct, 2026

WNS Global Services

Database Engineer – Century City - South Africa

WGWNS Global Services logo
  • Full time
  • Engineering

Cape Town, za

Full time

Details
22 Oct, 2026

WNS Global Services

API Developer - Vuram India

WGWNS Global Services logo
  • Full time
  • Engineering

Mumbai, in

Full time

Details
9 Apr, 2026

sifive

Performance Architect

SIsifive logo
  • Senior level
  • Engineering

Hsinchu +1

Salary not listed

Details
9 Apr, 2026

sifive

Software Engineer - Platform Technologies

SIsifive logo
  • Engineering

Austin +2

Salary not listed

Details