Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAltera logo

Altera

Regus

FPGA IP Design and Verification Engineer.

ENGINEERING
Job Details: Job Description: Performs functional logic verification of an FPGA to ensure design will meet specification requirements. Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications. Qualifications: 7+ years of experience in Semiconductor IP Design verification. Familiarity with HDL languages (VHDL, Verilog, SystemVerilog). Experience or knowledge in scripting languages such as Tcl, Perl, or Python. Prior experience or exposure to FPGA tools (Quartus or Vivado) would be advantageous. Strong willingness to learn new skills and technologies. Ability to work collaboratively within a team environment. Good communication skills and ability to clearly present project details and outcomes. Job Type: Regular Shift: Shift 1 (India) Primary Location: Regus, Madhapur Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.
Pay
Not stated
Where
Regus · Madhapur · India
Work
Not stated
Type
Not stated
Posted
21 Sep, 2026
Apply on the original postingSign in to apply

Unverified board

more at Altera.

21 Oct, 2026

Altera

Firmware Development Engineer

ALAltera logo
  • Engineering

Location not stated

Salary not listed

Details
21 Oct, 2026

Altera

CAD Support - Student

ALAltera logo

    Location not stated

    Salary not listed

    Details
    21 Oct, 2026

    Altera

    APAC Regional Trade Manager

    ALAltera logo

      Bengaluru +2

      Salary not listed

      Details

      similar roles.

      22 Oct, 2026

      Expeditors

      Supply Chain Engineer

      EXExpeditors logo
      • Full time
      • Engineering

      Bellevue, us

      Full time

      Details
      22 Oct, 2026

      Expeditors

      Engineer I - Global Technology - Technology Services

      EXExpeditors logo
      • Full time
      • Junior level
      • Engineering

      Shanghai, cn

      Full time

      Details
      22 Oct, 2026

      Ivytech

      Adjunct Faculty - Software Development

      IVIvytech logo
      • Engineering

      Valparaiso, IN

      Salary not listed

      Details
      22 Oct, 2026

      Ivytech

      Adjunct Faculty - Engineering

      IVIvytech logo
      • Engineering

      Valparaiso, IN

      Salary not listed

      Details
      22 Oct, 2026

      Gbmc

      First Grade Stationary Engineer - Nights

      GBGbmc logo
      • Engineering

      GBMC Hospital

      Salary not listed

      Details
      22 Oct, 2026

      Gbmc

      Integrated Communications Services Engineer II

      GBGbmc logo
      • Middle level
      • Engineering

      South Chapman Building

      Salary not listed

      Details