All jobs
Job Details: Job Description: About the Role: The Altera DFT team is looking for a motivated DFT (Design for Testability) Design Engineer to join an industry-leading IC design organization. This is an opportunity to work on cutting-edge technologies including FPGA, processor, DSP, SERDES, IO, 2.5D/3D multi-die packaging, and other advanced solutions that will drive future innovation. As a Senior DFT Design Engineer, you will be responsible for DFT architecture and implementation, including DFT specifications, test logic insertion, test mode timing constraints, ATPG, and pre-silicon validation. You will also contribute to the development of DFT methodologies and flows to improve pre-silicon and post-silicon validation processes. This role provides the opportunity to work closely with IP and integration design teams to understand design and functional behaviors of complex circuits, as well as with test development teams to meet manufacturing test requirements for coverage, cost, yield, and silicon bring-up/debug. Responsibilities: Define and implement DFT architectures and specifications for FPGA, processors, DSP, SERDES, IO, and multi-die designs. Perform test logic insertion, ATPG pattern generation, and pre-silicon validation for manufacturability and quality. Collaborate with IP and integration design teams to align DFT features with design functionality and timing. Partner with test development teams to support silicon bring-up, debug, and production readiness. Contribute to DFT methodology and automation flows to enhance scalability and efficiency. Ensure manufacturability goals are met, including test coverage, test cost optimization, yield improvement, and debug support. Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $187,000 - $270,700 USD We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. #LI-MD1 Qualifications: Minimum Qualifications Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field with 10+ years of industry experience in the following – OR – Master’s degree in Electrical Engineering, Computer Engineering, or related field with 8+ years of industry experience in the following: 8+ years of experience in DFT design and verification at both RTL and gate level. Experience in EDA tools such as synthesis and scan insertion tools, ATPG tools, simulation and debug tools, STA tools Design automation experience and proficiency in scripting languages such as Perl/TCL Preferred Qualifications Experience with test compression, BIST (MBIST/LBIST), and advanced fault models. Prior experience with 2.5D/3D multi-die designs and high-speed IO/SerDes DFT. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit. 
Details
DetailsDetails 
DetailsDetails 
Details
Altera
San Jose
Senior DFT Design Engineer.
SENIOR LEVELENGINEERING$187K–270.7K/YR
more at Altera.
similar roles.
22 Oct, 2026
HR Dpt.
Sicherheitsmitarbeiter (m/w/d) – Mobile City Streife / Revierfahrer in Vollzeit
- Full time
- Engineering
Berlin, de
Full time
20 Mar, 2026
Entrust
Director of Software Engineering - Digital Payments
- Leadership
- Remote
- Engineering
France - Paris, France
Remote
24 Jun, 2026
Entrust
Fullstack Engineer
- Remote
- Engineering
France - Paris, France
Remote
14 Oct, 2026
Kaishaservice
Electrical Maintenance Engineer
- Engineering
$100k–130k/yr
San Antonio - Lone Star Building 12, United States of America
20 Oct, 2026
Kaishaservice
Field Service Engineer
- Engineering
Dania Beach, United States of America
Salary not listed
22 Oct, 2026
Hubinternational
RPW Solution Architect
- Senior level
- Engineering
Chicago, IL
Salary not listed