Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
VOVoltai logo

Voltai

Palo Alto Office

Physical Verification & Signoff Engineer.

FULL TIMEENGINEERING

About Voltai

Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.

About the Team

Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.

About this Role

You'll be the last line of defense before tapeout. You'll own physical verification and reliability signoff on real silicon programs with leading semiconductor companies while helping Voltai's AI learn to find and fix signoff issues.

What You’ll Do

  • Own DRC, LVS, ERC, and antenna signoff at block and full-chip level.

  • Run and sign off IR drop, electromigration, and power integrity analysis.

  • Debug and drive fixes for signoff violations with physical design teams.

  • Manage tapeout checklists and foundry deliverables.

  • Build automation for signoff runs, triage, and reporting.

  • Help define how AI can triage and fix signoff violations.

What We’re Looking For

  • 5+ years of physical verification or signoff experience on production tapeouts.

  • Deep experience with Calibre or IC Validator.

  • Experience with RedHawk or Voltus for IR/EM analysis.

  • Strong understanding of foundry rule decks at advanced nodes.

  • Tcl, Python, or SVRF scripting.

Bonus Points

  • Experience with 2.5D/3D packaging or chiplet integration signoff.

  • Direct foundry interface experience.

  • Interest in AI-assisted design tools.

Pay
Not stated
Where
Palo Alto Office
Work
Not stated
Type
Full time
Posted
19 Oct, 2026
Apply on the original postingSign in to apply

Verified board

more at Voltai.

19 Oct, 2026

Voltai

Emulation & FPGA Prototyping Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details
19 Oct, 2026

Voltai

CAD & Flow Methodology Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details
19 Oct, 2026

Voltai

Low-Power Design Engineer

VOVoltai logo
  • Full time
  • Engineering

Palo Alto Office

Full time

Details

similar roles.

19 Oct, 2026

Gallatin

Senior Director, Solutions Architecture

GAGallatin logo
  • Full time
  • Leadership
  • Engineering

Austin, TX +2

Full time

Details
19 Oct, 2026

Artelia

Project Manager - Engineering

ARArtelia logo
  • Full time
  • Leadership
  • Engineering

St. John's, ca

Full time

Details
19 Oct, 2026

Artelia

Civil & Structural Engineer - Transmission and Distribution Substation Designs

ARArtelia logo
  • Full time
  • Engineering

Mississauga, ca

Full time

Details
19 Oct, 2026

ITAC

Lead Sheet Metal Mechanic

ITITAC logo
  • Full time
  • Senior level
  • Engineering

$45k–65k/hr

Chester +2

Details
19 Oct, 2026

Archirodon Group

Senior Discipline Engineer - HVAC

AGArchirodon Group logo
  • Full time
  • Senior level
  • Engineering

Abu Dhabi, ae

Full time

Details
18 Sep, 2026

caspar-health.de

Senior Fullstack Engineer (all identities)

CHcaspar-health.de logo
  • Full time
  • Senior level
  • Remote
  • Engineering

Remote, Berlin

Remote

Details