Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ESElevate Semiconductor logo

Elevate Semiconductor

San Diego

Staff Analog IC Layout Engineer (Block & Chip).

FULL TIMEENGINEERING$145K–175K/YR

 As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD.

This role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.

Responsibilities

  • Perform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level
  • Develop floorplans and optimize component placement for area, performance, and power
  • Perform LVS and DRC verification to ensure layout accuracy and compliance with process design rules
  • Collaborate closely with design engineers to translate circuit requirements into high-quality physical layouts
  • Partner with digital design, packaging, and other cross-functional teams to optimize overall chip performance
  • Troubleshoot and resolve layout, verification, and manufacturability issues

Requirements

  • Bachelor’s degree in Electrical Engineering or a related field
  • Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
  • Strong understanding of analog CMOS circuits and device physics
  • Solid knowledge of the IC design, qualification, and manufacturing lifecycle
  • Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
  • Proficiency in LVS and DRC verification using Cadence or Mentor tools

Preferences

  • Experience with high-voltage (100V+) BCD, LDMOS, and STI layout
  • Experience with mixed-voltage designs involving multiple supply rails and power domains
  • Experience with high-speed, multi-Gbps circuit layout
  • Experience with high-accuracy and precision analog circuit layout
  • Experience with high-resolution data converter layout
  • Experience with BiCMOS process technologies
  • Programming and scripting experience, particularly with SKILL and Calibre scripts

The anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.

In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.

Pay
$145k–175k/yr
Where
San Diego · California · United States
Work
Not stated
Type
Full time
Posted
3 Sep, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Elevate Semiconductor.

2 Jul, 2026

Elevate Semiconductor

Technical Inside Sales Representative

ESElevate Semiconductor logo
  • Full time
  • On-site
  • Sales & Marketing

$60k–80k/yr

San Diego, United States

Details
3 Sep, 2026

Elevate Semiconductor

Staff Analog Design Engineer

ESElevate Semiconductor logo
  • Full time
  • Engineering

$145k–175k/yr

San Diego +2

Details
3 Sep, 2026

Elevate Semiconductor

Senior Staff Analog Design Engineer

ESElevate Semiconductor logo
  • Full time
  • Senior level
  • Engineering

$175k–200k/yr

San Diego +2

Details

similar roles.

14 Oct, 2026

Zone 5 Technologies

Test & Evaluation Operations Scheduler

Z5Zone 5 Technologies logo
  • Engineering

$78k–102k/yr

San Luis Obispo +2

Details
14 Oct, 2026

Zone 5 Technologies

Electrical Engineer II

Z5Zone 5 Technologies logo
  • Middle level
  • Engineering

$108k–130k/yr

San Luis Obispo +2

Details
14 Oct, 2026

Tanium

Senior Solution Engineer-SLED NorCal

TATanium logo
  • Senior level
  • Engineering

Sacramento, CA

Salary not listed

Details
15 Oct, 2026

Tenstorrent

Field Application Engineer

TETenstorrent logo
  • Engineering

Japan

Salary not listed

Details
15 Oct, 2026

Saildrone

NPI Manufacturing Engineer

SASaildrone logo
  • Engineering

Alameda +2

Salary not listed

Details
8 Oct, 2026

Diversified Services Network

Senior Backend Software Engineer (Java/AWS)

DSDiversified Services Network logo
  • Full time
  • Senior level
  • Hybrid
  • Engineering

Chicago +2

Hybrid

Details