Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ASASM logo

ASM

US > Arizona > Phoenix

Senior Engineer I, Process Engineering [CMP].

SENIOR LEVELENGINEERING

 

Step into a career with ASM, where cutting edge technology meets collaborative culture. ​

For over 55 years ASM has been ahead of what’s next, at the forefront of innovation and what’s technologically possible. With more than 4,500 ASMers representing 70 nationalities, our people and our advanced semiconductor devices are playing a crucial role in trends such as 5G, cloud computing, AI, and autonomous driving.  But we’re more than just a tech company. We value diversity, inclusion and sustainability as we strive to make a positive impact on the world.  Our development programs help support your growth, shaping your future and pushing the boundaries of innovation to unleash potential.  

Role Summary

As a CMP Process Engineer, you will work with semiconductor CMP processing and analytical equipment to research, develop, optimize, and transfer polishing and post-CMP cleaning processes for advanced logic, memory, analog, power, and MEMS applications. You will design and conduct complex experiments, perform detailed data interpretation, and deliver robust processes that meet requirements for removal rate, uniformity, defectivity, planarity, and pattern-dependent performance (e.g., dishing/erosion). You will collaborate cross-functionally with R&D, product engineering, field/service, and customers to define requirements, execute demonstrations, and enable successful product adoption.

While you deliver creative and inventive solutions, technical publications and Intellectual Property (IP) generation are an essential function of this position. This posting is intended for applicants with 2+ years of industry experience in CMP process development, integration, or applications engineering.

Key Responsibilities

  • Develop, qualify, and optimize CMP unit processes for FEOL/BEOL applications (e.g., SiC, STI, ILD, W, Cu, barrier/liner, low‑k, hardmask, advanced dielectrics) and advanced materials to balance planarity, selectivity, and defect control.
  • Formulate and tune CMP consumables and process conditions, including slurry chemistry (oxidizers, complexing agents, corrosion inhibitors, pH control, abrasives, surfactants), pads, conditioners, and post-CMP clean chemistries to meet performance and yield targets.
  • Drive improvements in critical CMP outputs including removal rate (RR), within-wafer non-uniformity (WIWNU), across-wafer uniformity, edge performance, dishing/erosion, scratch/particle levels, residue control, and corrosion mitigation.
  • Design and conduct experiments using structured tools such as Design of Experiments (DOE) and Response Surface Methodology (RSM) to achieve stated objectives.
  • Perform rigorous analysis of complex experimental output (e.g., RR maps, thickness/step height measurements, defect Pareto, metrology correlation, pattern density impacts, consumable aging effects).
  • Establish and maintain process windows, control plans, and performance baselines; lead SPC and capability analyses (Cpk/Ppk) where applicable.
  • Operate and troubleshoot CMP platforms and subsystems (e.g., platen/head mechanics, endpoint strategies, slurry delivery, pad conditioning, brush/PVA clean modules, filtration, temperature control).
  • Lead structured root-cause activities using Ishikawa (fishbone), 5‑Why, and FMEA; partner with hardware, software, and service teams to define corrective actions and prevent recurrence.
  • Utilize metrology and characterization techniques to evaluate CMP outcomes, such as profilometry, optical/laser thickness mapping, ellipsometry, AFM, SEM, and optical inspection/defect review.
  • Develop and validate metrology strategies and sampling plans; correlate inline metrics with electrical/yield outcomes.
  • Lead initiatives to reduce scratches, particles, residues, stains, corrosion, and delamination; optimize post-CMP clean and drying to prevent watermarking and pattern damage.
  • Work with customers and marketing/product management to understand and define requirements, execute and document demonstrations, and translate device needs into CMP process solutions.
  • Ensure successful product transfer by performing demonstrations, drafting process documentation, and training field/service personnel; travel up to ~20% may be required.
  • Produce technical reports and contribute to technical papers, conference submissions, and IP disclosures related to CMP process, equipment, and integration improvements.
  • May provide day-to-day oversight and coaching for supporting technicians and aides, including input into performance feedback and work prioritization.

Qualifications

Education

  • Bachelor’s degree in Chemical Engineering, Materials Science, Mechanical Engineering, Electrical Engineering, Chemistry, or Physics.  Master’s degree preferred.

Experience (2+ years)

  • CMP process development / integration for semiconductor manufacturing (logic/memory/advanced packaging a plus).
  • Slurry chemistry and consumables: abrasives, oxidizers, complexing agents, inhibitors, surfactants, pad/conditioner selection, slurry filtration/delivery, and post-CMP cleaning.
  • Defectivity reduction and yield impact mitigation (scratch/particle/residue/corrosion control; cleaning and dry optimization).
  • Metrology and surface characterization relevant to CMP outcomes (e.g., profilometry, ellipsometry, AFM, SEM/optical inspection, particle analysis).
  • Structured problem solving using DOE, SPC, and root cause methods (Ishikawa, 5‑Why, FMEA).

Preferred

  • Familiarity with pattern-dependent CMP effects (density, feature scale, dummy fill, microloading), and modeling approaches for planarity and WIWNU.
  • Understanding of materials interactions in CMP (galvanic corrosion, electrochemistry basics, passivation, abrasive mechanics, pad glazing/conditioning dynamics).
  • Knowledge of device integration requirements across FEOL/BEOL flows and their implications for CMP (selectivity, dielectric integrity, low‑k sensitivity, barrier integrity).
  • Experience supporting remote customer sites, documentation for process transfer, and cross-functional programs (R&D ↔ manufacturing ↔ field/service).

Skills

  • Ability to independently manage complex CMP development projects, including schedules, experimental planning, consumables procurement, and budget awareness.
  • Strong technical judgment on interplay between tool hardware, consumables, and process outcomes (mechanics + chemistry).
  • Demonstrated ability to develop and fully characterize CMP processes using first principles, DOE/RSM, and robust metrology.
  • Excellent written and verbal communication skills; able to clearly present advanced technical constructs to internal stakeholders and external customers.
  • Strong collaboration and influence skills across multidisciplinary teams (process, hardware, chemistry, metrology, integration, service).
  • Commitment to EHS and safe handling of CMP slurries and cleaning chemistries; ability to implement/adhere to chemical safety protocols.
  • Tool and system prototyping and collaboration with design and software engineering

Apply today to be part of what’s next.

We make the tech that enables the chips in devices which improve lives around the world. We do this with an eye to the future, pushing the boundaries of what’s possible through cutting-edge innovation, and driving the next wave of technological breakthroughs that shape how we live, work, and connect.

To learn more about ASM, find us at asm.com and on LinkedIn, Facebook, Instagram, X and YouTube.


ASM is an equal opportunity employer and considers qualified applicants for employment without regard to race, color, religion, age, nationality, social or ethnic origin, sexual orientation, gender, gender identify or expression, marital status, pregnancy, political affiliation, disability, genetic information, veteran status, or any other characteristic protected by law.

Pay
Not stated
Where
US > Arizona > Phoenix
Work
Not stated
Type
Not stated
Posted
13 Aug, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at ASM.

28 May, 2026

ASM

デモラボ・設備保全/工事管理

ASASM logo
  • Engineering

Japan > Tokyo (Tama-shi)

Salary not listed

Details
27 Feb, 2026

ASM

機械設計 / Senior Engineer II, Mechanical Engineering

ASASM logo
  • Senior level
  • Engineering

Japan > Tokyo (Tama-shi)

Salary not listed

Details
13 Apr, 2026

ASM

VP, Corporate Development

ASASM logo
  • Leadership
  • Engineering

US > Arizona > Phoenix

Salary not listed

Details

similar roles.

13 Oct, 2026

Comfrt

Senior NetSuite Developer

COComfrt logo
  • Senior level
  • Engineering

United States

Salary not listed

Details
13 Oct, 2026

Conviva

Senior Software Engineer — Distributed Systems

COConviva logo
  • Senior level
  • Engineering

Bengaluru, India

Salary not listed

Details
13 Oct, 2026

Asana

Engineering Group Lead, Mobile

ASAsana logo
  • Lead
  • Engineering

Warsaw

Salary not listed

Details
11 Mar, 2026

Anthropic

Staff Software Engineer, Inference

ANAnthropic logo
  • Staff level
  • Engineering

Dublin, IE

Salary not listed

Details
20 May, 2025

Anthropic

Senior Software Engineer, Inference

ANAnthropic logo
  • Senior level
  • Engineering

Dublin, IE

Salary not listed

Details
13 Oct, 2026

E2B

Support Engineer

E2E2B logo
  • Full time
  • Engineering

CZK 80k–120k/mo

Prague, Czech Republic

Details