Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

San Jose

Sr. Principal Product Applications Engineer – Custom Solutions.

PRINCIPALENGINEERING$205K–260K/YR

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

 

As our Custom Solutions business continues to grow, we're seeking experienced engineers who thrive at the intersection of customer engagement, system architecture, and advanced silicon development.

The Opportunity

Astera Labs is seeking a Sr Principal Product Applications Engineer to serve as the technical bridge between our customers and engineering organization.

In this highly customer-facing role, you will work directly with hyperscalers, AI labs, and infrastructure partners to support custom silicon programs from early architecture discussions through production deployment. You'll partner with Product Management, Architecture, ASIC Design, Firmware, Validation, and Software Engineering to ensure customer requirements are translated into successful products while helping customers deploy next-generation AI infrastructure.

This is not a traditional pre-sales Field Applications Engineer role, nor is it an internal validation position. You will combine deep technical expertise with strong customer engagement, helping solve complex system-level challenges while influencing future silicon development.

 

Responsibilities:

  • Serve as the primary technical interface for strategic customer programs.
  • Develop trusted technical relationships with customer engineering teams and become a key advisor throughout the product lifecycle.
  • Support customer engagements from architecture discussions through silicon bring-up, validation, production, and deployment.
  • Lead complex customer debug efforts involving hardware, firmware, software, and system-level integration.
  • Translate customer requirements, deployment challenges, and architecture feedback into actionable engineering requirements.
  • Collaborate closely with Product Management, Architecture, ASIC Design, Firmware, Validation, and Software Engineering to drive customer success.
  • Influence future silicon products by providing customer insights and technical feedback to engineering teams.
  • Support customer design reviews, architecture discussions, technical training, and executive-level technical engagements.
  • Develop technical collateral, application notes, reference designs, troubleshooting guides, and customer documentation.
  • Support technical escalations and drive issues to resolution across cross-functional engineering teams.
  • Develop automation and diagnostic tools using Python or C/C++ to improve engineering efficiency and customer support.
  • Travel to customer sites as needed to support key design wins and strategic engagements.

 

Required Qualifications:

  • BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
  • 10+ years of experience in Product Applications Engineering, Systems Engineering, Customer Engineering, Field Applications Engineering, or a related customer-facing semiconductor role.
  • Experience supporting advanced semiconductor or custom silicon products from architecture through production.
  • Strong understanding of high-speed interconnect technologies, including Ethernet (through 800G), PCIe, PAM4, SerDes, DSPs, DAC, AEC, ACC, AOC, and related hardware technologies.
  • Experience with silicon bring-up, post-silicon validation, and system-level debugging.
  • Strong Linux debugging and troubleshooting experience.
  • Experience writing Python or C/C++ scripts for automation, diagnostics, firmware validation, or lab workflows.
  • Proven experience working directly with hyperscalers, AI labs, and infrastructure partners. Excellent communication, presentation, and technical leadership skills.

 

Preferred Qualifications:

  • Experience supporting AI infrastructure platforms or high-performance computing systems.
  • Familiarity with custom ASIC development and customer-specific silicon solutions.
  • Experience with firmware, embedded software, or FPGA validation.
  • Understanding of networking, storage, memory, or accelerator architectures.
  • Experience creating customer-facing technical documentation, training materials, and application notes.
  • Experience supporting executive customer reviews and technical design discussions.

 

The salary range is $205,000 to $260,000, depending on experience, level, and business needs. This role may be eligible for a discretionary bonus, incentives, and benefits.

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
$205k–260k/yr
Where
San Jose · California · United States
Work
Not stated
Type
Not stated
Posted
14 Aug, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

11 Aug, 2026

NavVis

Team Lead, System Software/UI - Embedded Linux, ROS, C++ (F/M/D)

NANavVis logo
  • Lead
  • Hybrid
  • Engineering

Munich Hybrid (NavVis GmbH)

Hybrid

Details
28 Sep, 2026

NavVis

Software Engineer SLAM (F/M/D)

NANavVis logo
  • Hybrid
  • Engineering

Munich Hybrid (NavVis GmbH)

Hybrid

Details
27 Apr, 2026

NavVis

Senior Software Engineer Android (Kotlin) (F/M/D)

NANavVis logo
  • Senior level
  • Hybrid
  • Engineering

Munich Hybrid (NavVis GmbH)

Hybrid

Details
16 Mar, 2026

NavVis

Senior Software Engineer, 3D Perception (C++ and Python) (F/M/D)

NANavVis logo
  • Senior level
  • On-site
  • Engineering

Munich Onsite (NavVis GmbH)

On-site

Details
5 Aug, 2026

NavVis

Senior Full Stack Software Engineer - Angular/Typescript/Python + Robotics Backend (F/M/D)

NANavVis logo
  • Senior level
  • Hybrid
  • Engineering

Munich Hybrid (NavVis GmbH)

Hybrid

Details
12 Dec, 2025

NavVis

Senior Cloud Software Engineer (Python & AWS) (F/M/D)

NANavVis logo
  • Senior level
  • Hybrid
  • Engineering

Munich Hybrid (NavVis GmbH)

Hybrid

Details