Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

San Jose

Principal Hardware Validation Engineer.

PRINCIPALENGINEERING

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

As a Principal Hardware Validation Engineer you will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others. 

Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.

Key Responsibilities

  • Support the Hardware Electrical Design teams with de-risking circuits and modules from project kick-off to gerber out.
  • Develop comprehensive hardware electrical validation plans using correct test methods and processes.
  • Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
  • Debug complex multi-point failures in hardware - power regulators, DPMs, clock synthesizers, digital control paths, I2C, SPI, etc.   
  • Rework components on the PCBAs to unblock debugging activities.
  • Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
  • Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
  • Support the new designs using knowledge of existing products to de-risk new features and requirements.
  • Self-informed of new industry test standards and equipment to introduce modern testing methodologies.
  • Specify test equipment, develop test fixtures, help improve hardware lab functions.

Required Skills

  • Demonstrated strong skills in electronic circuit analysis, comprehensive testing and debug
  • Bachelor degree in EE with 3+ years of experience in hardware test or design
  • Expert understanding of design and test for power regulators, PDNs, Bode, clock generators
  • Ability to produce test description from a schematic design, and execute and document results
  • Demonstrated knowledge of the full hardware product lifecycle from Project Kick-off to RTM
  • Lab equipment for hardware test - oscilloscopes, e-loads, VNA, TDR, environmental chambers, etc.
  • Automating lab equipment to optimize test processes, Python preferred

Preferred Skills

  • Measurements of high-speed interfaces - PCIe, DDR, 25/50G/100G SERDES, etc.
  • EMI/EMC compliance
  • Technical writing skills - ECOs, Bug Reports, Rework WIs, MCOs, etc.
  • PLM, Arena or equivalent
  • Understanding of the ASIC/silicon product development process

The base salary range is $185,000 USD - $240,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
Not stated
Where
San Jose · California · United States
Work
Not stated
Type
Not stated
Posted
4 Aug, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

1 Sep, 2026

Wargaming

Gameplay Engineer (World of Warships)

WAWargaming logo
  • Engineering

Belgrade

Salary not listed

Details
14 Sep, 2026

digiLab

(Senior) Software Engineer - Python

DIdigiLab logo
  • Senior level
  • Engineering

Exeter, Bristol

Salary not listed

Details
10 Feb, 2026

Baringa

Senior Software Engineer - Future Opportunities

BABaringa logo
  • Senior level
  • Engineering

London, United Kingdom

Salary not listed

Details
6 Oct, 2026

Baringa

Senior Consultant - CRM Platforms

BABaringa logo
  • Contract
  • Senior level
  • Engineering

Sofia, Bulgaria

Contract

Details
7 Oct, 2026

Baringa

Manager - CRM Platforms Consulting

BABaringa logo
  • Lead
  • Engineering

Sofia, Bulgaria

Salary not listed

Details
30 Sep, 2026

GoFibre

FTTP Install Engineer - Scottish Borders

GOGoFibre logo
  • Engineering

Field

Salary not listed

Details