Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

Shanghai Shi, China

Principal Field Applications Engineer.

PRINCIPALENGINEERING

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description

As an Astera Labs Senior FAE, you will establish yourself as trusted technical advisor to the world’s leading cloud service providers, server and network OEMs by working with them to design solutions that use Astera Labs’ portfolio of connectivity products. In this role, you will need to identify and understand customer requirements, propose Astera Labs solutions that provide clear value to the customer and provide hands-on design-in support. You will drive innovation by gathering customer requirements, defining new products and working with some of the brightest engineers in the industry.

Basic qualifications

  • BS in electrical engineering. Master’s degree in engineering is preferred.
  • Minimum of 8 years’ experience working with Cloud service providers and server OEM customers to design in complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • Strong organization skills and ability to provide clear and condensed notes and actions.
  • Customer-oriented, Goal-driven, Self-motivated, be able to work independently and be able to travel frequently to customer sites
  • Fluent in Mandarin and English
  • Entrepreneurial, open-mind behavior and can-do attitude. Think and act with the customer in mind!

Required experience

  • Hands-on, thorough knowledge of high-speed protocols like PCIe, Ethernet, Infiniband, DDR, NVMe, USB, etc.
  • Silicon/System bring-up and debug experience in customer systems.
  • Experience with lab equipment including protocol analyzers and oscilloscopes.
  • A strong background in high-speed board design techniques, and understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers etc.
  • Intermediate level of proficiency in Python for automating system validation and link optimization.
  • Able to step through embedded firmware at the SerDes (SoC) or MCU level for debugging.

Preferred experience

  • Strong working knowledge of a high speed interface at a physical layer level, associated standards, and debug. Most recent experience with 12G NRZ signaling at a minimum, some experience with 25G NRZ/56G PAM4 preferred.
  • Development, support, and experience with PCIe ICs.
  • Experience in embedded SW debug or development with firmware, drivers, and BIOS using PCIe technology
  • Working knowledge of software/firmware build environments, gcc/Make and GitHub.
  • Knowledge of simulation/modeling, schematic capture, and PCB layout tools from Cadence, Altium and others etc.
  • Knowledge of simulation tools such as Keysight ADS, Mathworks QCD, etc. for IBIS-AMI analysis.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
Not stated
Where
Shanghai Shi, China
Work
Not stated
Type
Not stated
Posted
24 Sep, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

13 Oct, 2026

DDN

VP, Sales Engineering - EMEA

DDDDN logo
  • Full time
  • Leadership
  • Remote
  • Engineering

London Office

Remote

Details
13 Oct, 2026

Motus

Vehicle Support Specialist

MOMotus logo
  • Engineering

United States

Salary not listed

Details
13 Oct, 2026

Delinea

Senior Software Engineer – JIT Proxy

DEDelinea logo
  • Full time
  • Senior level
  • Engineering

$95k–105k/yr

Mexico City

Details
13 Oct, 2026

Delinea

Senior Software Development Engineer - Conduit

DEDelinea logo
  • Full time
  • Senior level
  • Engineering

$95k–105k/yr

Mexico City

Details
13 Oct, 2026

Delinea

Salesforce Developer

DEDelinea logo
  • Full time
  • Remote
  • Engineering

$110k–125k/yr

U.S. Remote

Details
13 Oct, 2026

Judi Health

Developer - Atlassian Process Engineering

JHJudi Health logo
  • Engineering

Charlotte, North Carolina, United States +2

Salary not listed

Details