Log inSign up free
  • Home
  • Profile
  • Jobs
    • Applications
    • Career
    • Resume
    • Cover letters
  • Content
    • Posts
    • Media
  • Messages
  • Analytics
    • Overview
    • Pages
    • Events
  • Portfolio
  • More tools
    • Hiring
  • Settings
All jobs
ALAstera Labs logo

Astera Labs

San Jose

Firmware Engineer Tech Lead.

LEADENGINEERING$160K–200K/YR

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

The mission of this role is to architect and develop firmware and microcontroller subsystems for Astera Labs’ SoC and systems products. As a Firmware Engineer Tech Lead you are responsible for implementing the major differentiating features of Astera Labs’ products. As such, firmware is considered equally important to the hardware, and the firmware team is often customer-facing accordingly to ensure the needs of the customer are fully comprehended. 

Basic Qualifications 

  • Strong academic and technical background in electrical engineering. At a minimum, a Bachelor’s in EE or Computer Science is required, and a Master’s is preferred. 
  • Minimum 5 years’ experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications. 
  • Experience developing firmware to execute in on-chip microcontrollers as well as C-language software development kits (SDKs) to execute on system management controllers (e.g. BMC). 
  • Experience working with logic designers to architect and verify HW-SW interfaces on complex SoCs. 
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for customer meetings in advance, and to work with minimal guidance and supervision. 
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind! 
  • Authorized to work in the US and start immediately. 

Required Experience 

  • Experience working on PCIe-Express (Gen-3 and above) protocol, including working with analyzers and exercisers to debug protocol issues. 
  • High level of proficiency in C (preferred) or C++, including development of C-based SDKs. 
  • High level of proficiency in Python for automating pre-processors/post-processors and FW QC. 
  • Working knowledge of software/firmware build environments, gcc/Make, Doxygen, and GitHub.  
  • Familiarity with SoC interfaces to common IP blocks such as PCIe Controllers, DDR Controllers, NVME Controllers, AMBA/AHB interfaces, on-chip memory interfaces, and other similar interfaces. 

Preferred Experience 

  • Experience with PAM4 SerDes with working knowledge of Tx/Rx equalization, adaptation, CDR and SerDes link budgets. 
  • Hands-on experience with PCIe devices in Server, Storage, and/or Networking equipment.  
  • Experience developing embedded firmware for PCIe or Ethernet Switch products. 

Base salary range is $160,000 to $200,000 depending on experience, level, and business need. This role is eligible for discretionary bonus, incentives and benefits.

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Pay
$160k–200k/yr
Where
San Jose · California · United States
Work
Not stated
Type
Not stated
Posted
16 Jul, 2026
Apply on the original postingSign in to prepare an application

Verified board

more at Astera Labs.

13 Oct, 2026

Astera Labs

Tech Lead Analog Mixed-Signal IC Layout Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Teach Lead Physical Design Engineer

ALAstera Labs logo
  • Lead
  • Engineering

Singapore, Singapore

Salary not listed

Details
13 Oct, 2026

Astera Labs

Senior Manager, Global Safety & Security

ALAstera Labs logo
  • Lead
  • Security

$180k–230k/yr

San Jose +2

Details

similar roles.

13 Oct, 2026

APF ENTREPRISES

Chef(fe) d'équipe TPMR F/H

AEAPF ENTREPRISES logo
  • Full time
  • Engineering

Orly, fr

Full time

Details
13 Oct, 2026

APF ENTREPRISES

Chef(fe) d'équipe Propreté F/H

AEAPF ENTREPRISES logo
  • Full time
  • Engineering

Orly, fr

Full time

Details
13 Oct, 2026

APF ENTREPRISES

Agent polyvalent multisites (H/F)

AEAPF ENTREPRISES logo
  • Full time
  • Engineering

Paris, fr

Full time

Details
13 Oct, 2026

Langan Engineering & Environmental Services

Project Traffic Engineer / Project Manager

LELangan Engineering & Environmental Services logo
  • Lead
  • Engineering

Cincinnatti, OH

Salary not listed

Details
13 Oct, 2026

Housecall Pro

Architect Software Engineer - Brazil

HPHousecall Pro logo
  • Engineering

Brazil

Salary not listed

Details
17 Sep, 2026

Sauna

Senior Product Engineer

SASauna logo
  • Full time
  • Senior level
  • Engineering

$180k–240k/yr

San Francisco

Details